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COMMON MODE CURRENTS INDUCED ON WIRES 
ATTACHED TO MULTILAYER PRINTED WIRE BOARDS 
WITH SEGMENTED GROUND PLANES 
R. Lee Hill, T Van Doren, T. Hubing, J. Drewniak 
Department of Electrical Engineering 
Electromagnetic Compatibility Laboratory 208/ERL 
University of Missouri-Rolla 
Rolla, Missouri 65401 
Gbstract 
An investigation has been undertaken to further study the 
fundamental mechanisms responsible for inducing high 
frequency common mode currents on wires attached to 
multilayer printed wire boards (PWBs). Previous work 
reported in the EMC literature [l], [2], [3], [41, [SI, [61 has 
demonstrated that the presence of unintended common mode 
currents on the external cables of electronic equipmen1 is 
often the primary source of radiated EM1 at frequencies 
above 30 MHz. In an attempt to reduce the magnitude of 
these currents to yield *quieter" electronic products, many 
EMC engineers have implemented segmented or "gapped" 
ground plane- geommies in mulilayer PWB designs. The 
objective of this study is to explore and develop a bater 
understanding of the underlying electrical properties of such 
geometries. The establishment of a theoretical basis and 
empirical validation for such methods could then be used to 
construct a set of fundamentally sound EMC design 
guidelines for PWBs operating at high frequencies with 
attached cables. 
Recent investigations of the fundamental mechanisms 
responsible for establishing common mode currents on wires 
attached to PWBs have focused primarily upon 
1) demonstrating that these. common mode currents are the 
primary source of radiated EM1 from electrically small 
electronic products, 2) establishing a linkage between partial 
inductance in signal return 'ground" circuits and the induced 
common mode currents, and 3) validating the use of ground 
planes to reduce the magnitudes of induced common mode 
currents. The objective of this study is to investigate and 
develop a better understanding of the electrical properties 
and corresponding effects of segmented "ground" planes in 
multilayer PWBs. While many EMC engineers implement 
such structures as a means of reducing the emissions from 
PWBs and their attached cables, scant analytical information 
exists to fundamentally describe and demonstrate the often 
claimed effectiveness of such design techniques. 
Towards an ultimate goal of establishing fundamental 
information and practical PWB EMC design guidelines, this 
paper details Part 1 of the investigation to determined an 
approximate model for the inductance introduced by a finite 
gap in a microstrip 'ground" plane and verified the model's 
predictions with empirical measurements. Part I1 of this 
study, which is still in progress at the time of this writing. 
will utilize this model to examine the common mode currents 
induced on the attached wires of four PWB's with various 
power and "ground" plane segmentations. 
To provide a vehicle for empirical tests, two sets of 
PWBs were designed and built. For Part I of the study, a 
single section of shorted microstrip transmission line was 
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implemented on the first set of two boards as shown in 
Figures la and lb. Of these two boards, one was built with a 
continuous "ground" (return) plane beneath the strip 
conductor, while the other was built with a gap inserted in 
the return plane. These boards were examined using a 
network analyzer to study the inductance introduced by the 
insertion of the finite gap in the return plane. 
For Part I1 of the investigation, a second set of PWBs 
was designed with a four layer signal-power-ground-signal 
construction and identical component placements. Each 
PWB contained a quartz crystal controlled square wave 
oscillator IC, a 74AC00 type oscillator buffer IC, and an 
identical 74AC00 "load" buffer IC. Four identical circuit 
traces were designed on each PWB, each including selectable 
jumpers to allow the oscillator signal to be independently 
activated or deactivated on each of the four traces. A 
subminiature type "D" connector was also installed on each 
assembly to provide a port for attaching an external wire(s) 
to the PWB ground plane, power plane, andlor the oscillator 
signal. Each of the four boards had a power and "ground" 
plane structure distinct from the others, as shown in Figures 
3-6. Board #1 implemented a continuous. non-segmented set 
of planes. Board 12 was designed with a single "gap" in 
both the power and return planes that was oriented with its 
long dimension perpendicular to the long dimension of the 
"D" COMectOr. Board #3 was built with a single power and 
return plane gap oriented parallel to the long dimension of 
the "D" connector. Board #4 was designed with a pair of 
identical gaps in each plane near and oriented parallel to the 
"D" connector. Power was supplied by an electricatly small 
battery pack connected through wires electrically short over 
the frequency range of interest (30-200 MHz). A high 
sensitivity current probe and spectrum analyzer were used to 
record the magnitude of common mode currents induced on 
the wire@) attached to a board via the its "D" connector. 
A second set of common mode current measurements was 
made on boards 1 through 4 using a swept frequency 
oscillator to drive a differential voltage on to the PWB 
power and "ground" planes. This setup eliminated the 
uncertainty in resulting experimental data associated with the 
unknown loaded power output spectrum of the on board 
square wave oscillators. 
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Split Power and "Ground Planes 
Design and EMC engineers frequently debate the merits of 
introducing finite sized gaps into the power andlor return 
('ground") planes of multilayer PWBs. Such structures 
have been used successfully in low frequency analog and 
power control circuits, where large low frequency current 
paths can be readily identified and planned to avoid common 
impedance coupling through the PWB power network. 
At frequencies above 100 KHz, however, signal and signal 
return currents form tightly coupled signal loops. 
establishing paths of least possible inductance. Despite that 
many high frequency noise sources on PWBs occupy well 
defined and identifiable physical path?, EMC engineers have 
developed many 'split" or "gapped" ground plane design 
strategies. These strategies seek to divide PWB assemblies 
into high frequency sections (containing oscillators, 
microprocessors, etc.), and low frequency U0 (inputloutput) 
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sections. One goal of such strategies is to reduce the 
common mode current induced on cables attached to the 
PWB, thus reducing radiated EM1 from the PWBkable 
assembly. [The PWB designs shown in Figures 2-5 were 
created to model and investigate the nature of these design 
techniques. ] 
To provide a sound basis for the analysis of the gapped 
plane structures, a simple electrical equivalent circuit model 
for the gapped microstrip board of Figure lb was postulated. 
The model, shown in Figure 6, consists of three partial 
inductances; 1) the inductance associated with the 
interconnect between the SMA connector and PWB, 2) the 
inductance associated with the portion of the microstrip 
having an unsegmented return plane, and 3) the inductance 
associated with the portion of the microstrip crossing the 
return plane gap. By sketching the high frequency current 
path that must exist on the segmented return plane of Figure 
1 (b), a shorted transmission line segment can be visualized 
along the path from points "a" to 'b", as shown in Figure 7. 
7 
Figure 6 Equivuknt circuit model shomng puma1 inductances 
of shorted gapped nudrostnp PWB of Fig I@) 
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For the gapped microstrip structure (Figure lb) that was 
constructed : 
s := 0.12 in. w, = 0.95 in. 
E,= 2.3 h = 0.065 in. 
The effective permitivity. E,, of the perforated plastic 
dielectric substrate ('pertboard") used to construct the 
shorted microstrip lines in this investigation was determined 
by building and measuring the capacitance of a large, closely 
spaced parallel plate capacitor of known dimensions. 
Using equation (1) and the given parameters, 
Z, = 143 Cl 
The input impedance of a lossless transmission line of length 
1, characteristic impedance Z,, and terminated in load 
impedance Z, can found using: 
"b" "a" 
Figure 8: Curreni paih around gap in return plone d e l e d  
as shorted section of coplanar strip transmission line 
The shorted transmission line segment can be approximated 
as a coplanar strip type line, as shown in Figures 8 and 9. 
Closed form expressions for the characteristic impedance and 
per unit length capacitance are available in the literature [7], 
but only for symmetrical structures where w1 = w2. If the 
smaller width dimension of an asymmetrical structure is used 
in these expressions, then intuitively the result will yield a 
per unit length inductance and a characteristic impedance 
slightly larger than for the m a l  case. Using a line width of 
w1 in the expression for the symmetrical case could thus be 
expected to yield an upper bound for the partial inductance 
associated with the gap in the return plane. 
T L 
Figure 9: Coplanar strip transmission line 
The characteristic 'mpedance of a pair of symmetrical 
coplanar strips [7) is: 
120x K(k) z =-- A ") 
where: 
h , for -<< 1 E, + 1  w Em=-  2 
Equation (2) can be. used to calculate the impedance seen at 
the input (points "a" and 'b") of the shorted coplanar strip 
liw shown in Figure 7. For a section of line of length 
I <  hl4, this input impedance will be a pure inductive 
reactance. Equation (2) can then be rewritten as: 
where: 
joL = j Z ,  t a n p I  , 
(3) 
L = inductance seen at terminals "a" and "b" 
propagation constant of the coplanar strips 
1 = length of the shorted line, corresponding to 
distance between the edge of the microstrip 
conductor and the far edge of the plane gap 
= 
This inductance can be interpreted as the partial inductance 
introduced by the gap in the signal return plane. Using 
equation (3) with the values determined earlier of Z, and E, 
and the line length I of 0.95 in. ("L") shown in Figure l(b), 
we find: 
LBBP= 18 nH 
I-* 
Two methods were employed to verify the results of the 
theoretical gap inductance model for the structure of 
Figure lb: 
Method1 
The total inductance of the "ungapped" and *gapped" 
microstrip PWB assemblies shown in Figures l(a) and l(b) 
was derived from network analyzer measurements of the 
one-port input reflection coefficient r = SI,. 
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for a short circuit with ZL= O+jwL. 
j o L  - 50 r=- 






Method 1 Method 2 
(input impedance) (resonance) 
15 nH 16 nH 
Solving for L, 
i l-=(180-a) - ( a )  
a = tan-'[ $1 
The interconnect inductance associated with the SMA 
connector - PWB interface on each PWB was similarly 
derived by placing a short at the input to the microstrip line 
and again measuring the inductance of the PWB assembly. 
The gap partial inductance was then found to be: 
Lgap = bora, (PWB with gap) - Linterconnect (PWB with gap) 
The above expression assumes the two PWB s have 
identical microstrip line lengths and E,, but allows for 
unequal interconnect inductances. 
Method 2 
- bOral (PWB no gap) - hte,,,-, (PWB no gap) 
The second empirical technique derived the equivalent 
gap partial inductance by introducing a capacitor and 
recording the resonant frequency as observed on the network 
analyzer S , ,  phase display. The physical placement of the 
capacitor and resulting equivalent circuit are shown 
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The partial inductance introduced by the gap is then found 
by observing the first resonance indicated by the network 
analyzer SI, 
where f = 
C =  
display and using: 
L=- (Henries) 
4 X 2 f  2c 
parallel resonant frequency of gap 
inductance and capacitor 
capacitor value chosen such that 
h,,, > > effective length 'L" of gap 
ComDarison of Results - Part I 
The one theoretical and two experimental values found for 
the gap partial inductance of the microstrip PWB are 
summarized in Table 1 below: 
I Partial Inductance Associated with Return Plane Gap I 
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